

Interface-based Design 2

Tom Henzinger
EPFL and UC Berkeley

Partial Composition

Bottom-up Compositionality:

If $f//f'$ defined and $f \cdot g$ and $f' \cdot g'$,
then $g//g'$ defined and $f//f' \cdot g//g'$.

Top-down Compositionality:

If $g//g'$ defined and $g \cdot f$ and $g' \cdot f'$,
then $f//f'$ defined and $g//g' \cdot f//f'$.

Partial Composition

Bottom-up Compositionality:

If $f//f'$ defined and $f \cdot g$ and $f' \cdot g'$,
then $g//g'$ defined and $f//f' \cdot g//g'$.

Processes

Top-down Compositionality:

If $g//g'$ defined and g, f and g', f' ,
then $f//f'$ defined and $g//g', f//f'$.

Interfaces

Principle of independent
implementability.

Partial Composition

Bottom-up Compositionality:

If $f//f'$ defined and $f \cdot g$ and $f' \cdot g'$,
then $g//g'$ defined and $f//f' \cdot g//g'$.

Processes

Trace containment,
Simulation

Top-down Compositionality:

If $g//g'$ defined and g, f and g', f' ,
then $f//f'$ defined and $g//g', f//f'$.

Interfaces

Subtyping

Principle of independent
implementability.

Partial Composition

Bottom-up Compositionality:

If $f//f'$ defined and $f \cdot g$ and $f' \cdot g'$,
then $g//g'$ defined and $f//f' \cdot g//g'$.

Processes

Top-down Compositionality:


If $g//g'$ defined and $g \cdot f$ and $g' \cdot f'$,
then $f//f'$ defined and $g//g' \cdot f//f'$.

Interfaces

Block Diagram Algebra

-A set F of *blocks*.

-A set P of *ports*.





Block Diagram Algebra

-A set F of *blocks*.

-A set P of *ports*.


-A partial binary function $//$ on blocks, called *composition*.



$f // f'$

Block Diagram Algebra

- A set F of *blocks*.
- A set P of *ports*.
- A partial binary function $//$ on blocks, called *composition*.
- A partial function mapping a block $f \in F$ and an interconnect $\theta \in P \times P$ to a block $P\theta$.




$$(f//f')\theta$$

$$\theta = \{ (x,y), (x,z) \}$$

Block Diagram Algebra

- A set F of *blocks*.
- A set P of *ports*.
- A partial binary function $//$ on blocks, called *composition*.
- A partial function mapping a block $f \in F$ and an interconnect $\theta \in P \times P$ to a block $P\theta$.
- A binary relation \cdot on blocks, called *hierarchy*.



A block diagram algebra is an **interface algebra** if

1. if $g//h$ defined and $g \cdot f$, then $f//h$ defined and $g//h \cdot f//h$
2. if $g\theta$ defined and $g \cdot f$, then $f\theta$ defined and $g\theta \cdot f\theta$

A block diagram algebra is a **process algebra** if

1. if $f//h$ defined and $f \cdot g$, then $g//h$ defined and $f//h \cdot g//h$
2. if $f\theta$ defined and $f \cdot g$, then $g\theta$ defined and $f\theta \cdot g\theta$

Stateless Input/Output Processes

$$f = (I_f, O_f, p_f)$$

I_f ... *input ports*

O_f ... *output ports*: disjoint from I_f

p_f ... *input/output relation*: predicate on $I_f \times O_f$
such that $(\exists I_f)(\exists O_f) p_f$

Stateless Input/Output Processes

$f \theta$ defined if $(\exists I_{f\theta})(\exists O_{f\theta})(p_f \text{AE } p_{\theta})$

$$I_{f\theta} = I_f \setminus O_{\theta}$$


$$O_{f\theta} = O_f \setminus O_{\theta}$$

If so, then: $p_{f\theta} = (\exists O_{\theta})(p_f \text{AE } p_{\theta})$

$f \cdot g$ if


1. $I_f \parallel I_g$
2. $O_f \parallel O_g$
3. $p_f \parallel p_g$

Stateless Input/Output Processes




$(u=0) \ z=0) \ \text{AE}$

$(u \neq 0) \ z=x+y)$



$(z=0 \ \zeta \ z=x+y)$


Stateless Input/Output Processes



$$(u=0) \ z=0) \ \text{AE}$$

$$(u \neq 0) \ z=x+y) \ \text{AE}$$



$$x=z$$



$$(z=0 \ \& \ z=x+y)$$

$$\text{AE } x=z$$

Stateless Input/Output Processes



$\exists y, u \exists z, x$

$(u=0) \ z=0) \ \text{AE}$

$(u \neq 0) \ z=x+y) \ \text{AE}$



$x=z$

$\exists y \exists z, x$

$(z=0 \ \& \ z=x+y)$

$\text{AE } x=z$

Stateless Input/Output Processes



$\exists y, u \exists z, x$

$(u=0) \ z=0) \ \text{AE}$

$(u \neq 0) \ z=z+y) \ \text{AE}$



$x=z$

$\exists y \exists z, x$

$(z=0 \ \& \ z=z+y)$

$\text{AE} \ x=z$

Stateless Input/Output Processes



$\exists y, u \exists z, x$

$(u=0) \ z=0) \ \text{AE}$

$(u \neq 0) \ z=z+y) \ \text{AE}$

$x=z$





$\exists y \exists z, x$

$(z=0 \ \& \ z=z+y)$

$\text{AE } x=z$



Stateless Input/Output Processes



$\exists y, u \exists z, x$

$(u=0) \ z=0) \ \text{AE}$

$(u \neq 0) \ z=z+y) \ \text{AE}$

$x=z$



$(z=0 \ \text{or} \ z=z+y) \ \text{AE}$
 $x=z$



Stateless Assume/Guarantee Interfaces

$$f = (I_f, O_f^+, O_f, in_f, out_f)$$

$O_f^+ \parallel O_f$... *available ports*: disjoint from I_f

in_f ... *input assumption*: predicate on I_f
such that $(\exists I_f) in_f$

out_f ... *output guarantee*: predicate on O_f
such that $(\exists O_f) out_f$

Stateless Assume/Guarantee Interfaces

$f\theta$ defined if $(\exists I_{f\theta})(\exists O_{f\theta})((out_f \text{ A } p_\theta) \text{) } in_f$

$$\begin{aligned} I_{f\theta} &= I_f \setminus O_\theta \\ O_{f\theta} &= O_f \cup O_\theta \end{aligned}$$

If so, then:

$$in_{f\theta} = (\exists O_{f\theta})((out_f \text{ A } p_\theta) \text{) } in_f$$

$$out_{f\theta} = out_f \text{ A } p_\theta$$

Stateless Assume/Guarantee Interfaces

$f\theta$ defined if $(9 I_{f\theta})(8 O_{f\theta})((out_f \text{ A } p_\theta)) in_f)$

$$\begin{aligned} I_{f\theta} &= I_f \setminus O_\theta \\ O_{f\theta} &= O_f \upharpoonright O_\theta \end{aligned}$$


If so, then:

$$in_{f\theta} = (8 O_{f\theta})((out_f \text{ A } p_\theta)) in_f)$$

$$out_{f\theta} = out_f \text{ A } p_\theta$$

Stateless Input/Output Processes


$f\theta$ defined if $(8 I_{f\theta})(9 O_{f\theta})(p_f \text{ A } p_\theta)$



$$x=0 \Rightarrow y=0$$

true


$$\theta = \{(z,x)\}$$



$$x=0 \Rightarrow y=0$$

true

$$\theta = \{(z,x)\}$$




$$x=0 \Rightarrow y=0$$

true


$$y = 0$$

$$(\forall x,z) ((\text{true} \wedge x=z) \Rightarrow (x=0 \Rightarrow y=0))$$

$$\theta = \{(z, x)\}$$




$\{(z,y)\}$



$y = 0$

true

$\{(z,y)\}$




$y = 0$

true

Undefined.


$$\theta' = \{(z, y)\}$$



$$x=0 \Rightarrow y=0$$

true

$$\theta' = \{(z, y)\}$$




$$x=0 \Rightarrow y=0$$


true

$$x \neq 0$$

$$\theta' = \{(z, y)\}$$



$\{(z,y)\}$




$x \neq 0$

true

Undefined.

Interconnects must be Sets of Links:

$$\theta'' = \{(z,x), (z,y)\}$$




$x=0 \Rightarrow y=0$

true

true


Interconnects must be Sets of Links:

$$\theta'' = \{(z,x), (z,y)\}$$




true

Process



$$y \neq 0 \) \ z = x/y$$


Interface



$$y \neq 0$$

true


Process



$y \neq 0 \Rightarrow z = x/y$

- in any environment
- e.g. executable

Interface




$y \neq 0$

true

- constrains environment
- e.g. typed source

Process




$$y \neq 0 \) \ z = x/y$$

- in any environment
- e.g. executable

Well-formed if $(\delta \ x,y)(\delta \ z)$

Interface




$$y \neq 0$$

true

- constrains environment
- e.g. typed source

Well-formed if $(\delta \ x,y)(\delta \ z)$

Process




$y \neq 0 \Rightarrow z \neq 0$

- in any environment
- e.g. executable

Well-formed if $(\delta x, y)(\delta z)$

Interface



$y \neq 0$

$z \neq 0$

- constrains environment
- e.g. typed source

Well-formed if $(\delta x, y)(\delta z)$

Stateless Assume/Guarantee Interfaces

$f \cdot g$ if

1. $I_f \mu I_g$

2. $O_f^+ \mu O_g^+$

3. $O_f \uparrow O_g$

4. $in_f (in_g$

5. $out_f) out_g$

Stateless Assume/Guarantee Interfaces

$f \cdot g$ if


1. $I_f \mu I_g$
2. $O_f^+ \mu O_g^+$
3. $O_f \uparrow O_g$
4. $in_f (in_g$
5. $out_f) out_g$

Stateless Input/Output Processes

$f \cdot g$ if

1. $I_f \uparrow I_g$
2. $O_f \uparrow O_g$
3. $p_f) p_g$

Assume/Guarantee Interface Refinement




Like subtyping, interface refinement is I/O contravariant.

Assume/Guarantee Interface Refinement



1. Implementation must obey output guarantee.

Assume/Guarantee Interface Refinement



2. Implementation must accept all permissible inputs.

$f\theta$ defined:

$$(8 I_{f\theta})(9 O_{f\theta})(p_f \in p_\theta)$$

Show:

if $f \cdot g$ and $f\theta$ defined,
then $g\theta$ defined.

Use:

$$f \cdot g \text{ if } p_f \in p_g$$

$g\theta$ defined:

$$(9 I_{g\theta})(8 O_{g\theta})((out_g \in p_\theta) \text{) } in_g)$$

Show:

if g, f and $g\theta$ defined,
then $f\theta$ defined.

Use:

$$g, f \text{ if } in_g \text{) } in_f \\ out_g \text{ (} out_f$$

$f\theta$ defined:

$$(8 I_{f\theta})(9 O_{f\theta})(p_f \in p_\theta)$$

Show:

if $f \cdot g$ and $f\theta$ defined,
then $g\theta$ defined.

Use:

$$f \cdot g \text{ if } p_f \text{) } p_g$$

Lesson 2:

If you want independent implementability, refinement *must* be I/O contravariant.

From Stateless Assume/Guarantee Interfaces

- Type interfaces
- Assertional interfaces


To Stateful Assume/Guarantee Interfaces

- Interface automata


A **Type** Interface

This interface
constrains the
client's **data**.

E.g. typed
programming
languages.



Type Interface Compatibility




Type checking.


An **Assertional** Interface

This interface
still constrains
the client's **data**.

E.g. pre- and
postconditions.




Assertional Interface Compatibility



$(\exists b, y) ((b > 0 \wedge y = b) \wedge y \neq 0)$

Extended static checking.

Assertional Interface **Compatibility**



$(\exists b, y) ((b > 0 \wedge y = b) \wedge y \neq 0)$


Extended static checking.

Preconditions are assumptions on the input.
Postconditions are guarantees on the output.


An Automaton Interface

This interface
constrains the
client's **control**.


E.g. type-state
checking.




Another Automaton Interface




Automaton Interface Compatibility




Automaton Interface **Incompatibility**




Automaton Interface **Incompatibility**



Another Stateless Interface Fragment




Another Stateful Interface Fragment





Our objective is to demonstrate:


Automaton Interface Compatibility Checking is
game solving.

Automaton Interface Refinement (“Subinterfacing”) is
alternating simulation.




==






==




?

Alternative 1: Total Composition

“Be Prepared for Every Input”




==



This is an illegal component description, because it is not prepared to accept input b.

Alternative 2: Process Algebra


“Compose, then Check”



Composition may lead to deadlocks, and requires verification if this is undesirable.

Alternative 3: Interface Algebra

“Check, then Compose”




These interfaces are incompatible, because the receiver expects the environment to provide input b .

This is a constraint on the environment (an “input assumption”), not a description of the component’s behavior.

Recall:

Interface Composition propagates Environment Constraints.




$x=0 \Rightarrow y=0$


true

Recall:


Interface Composition propagates Environment Constraints.




Interface Automaton Composition




Interface Automaton Composition




Interface Automaton Composition




The Composite Interface




Interface Automaton Composition




Interface Automaton Composition



Interface Automaton Composition



The Composite Interface



Lesson 3:

Stateful Interfaces are Games!

- Player Input vs. player Internal.
- The composite interface is the product restricted to those states from which player Input has a strategy to avoid incompatibilities.