

Model-based Verification and Analysis for Real-Time Systems

Kim G. Larsen
Aalborg University, DENMARK



Timed Automata




.. and Prices and Games

Kim G. Larsen
Aalborg University, DENMARK



Aalborg



Aalborg University leads
public

Jomfru Ane Gade


CISS – Center For Embedded Software Systems

Regional ICT Center (2003–)

- 3 research groups
 - Computer Science
 - Control Theory
 - HW/SW- codesign
- **20** Employed
- **25** Associated
- **20** PhD Students
- **50** Industrial projects
- **10** Elite-students
- **65** MDKK
- ARTIST Design
- ARTEMIS



ES are Pervasive



Characteristica:

- Dedicated function
- Complex environment
- SW/HW/Mechanics
- Autonomous
- Ressource constrained
 - : Energy
 - : Bandwidth
 - : Memory
 - : ...
- **Timing constraints**

ES are often Safety Critical



300 horse power
100 processors


How to achieve ES that are:

- correct
- predictable
- dependable
- fault tolerant
- ressource minial
- cheap

Model-Based Development



QUANTITATIVE Model Checking



System Description




Requirement

$$A \Box (\text{req} \Rightarrow A \Diamond \text{grant})$$

$$A \Box (\text{req} \Rightarrow A \Diamond_{t < 30s} \text{grant})$$

$$A \Box (\text{req} \Rightarrow A \Diamond_{t < 30s, c < 5\$} \text{grant})$$

$$A \Box (\text{req} \Rightarrow A \Diamond_{t < 30s, p > 0.90} \text{grant})$$



No!

Probability


Debugging Information

Yes

Prototypes

Executable Code
Test sequences

Synthesis



System Description




Requirement

$$A \Box (\text{req} \Rightarrow A \Diamond \text{grant})$$

$$A \Box (\text{req} \Rightarrow A \Diamond_{t < 30s} \text{grant})$$

$$A \Box (\text{req} \Rightarrow A \Diamond_{t < 30s, c < 5\$} \text{grant})$$

$$A \Box (\text{req} \Rightarrow A \Diamond_{t < 30s, p > 0.90} \text{grant})$$



Probability

No!


Debugging Information

Yes

Control Strategy

Overview

- Introduction to Timed Automata
- Decidability and Symbolic verification
- Priced Timed Automata
- Timed Games & Interfaces
- Open Problems



CLASSIC

CORA

TIGA

ECDAR

TRON

PRO



Timed Automata



UPPAAL (1995–)

@AALborg

- Kim G Larsen
- Alexandre David
- Gerd Behrman
- Marius Mikucionis
- Jacob I. Rasmussen
- Arne Skou
- Brian Nielsen
- Shuhao Li




@Elsewhere


Emmanuel Fleury, Didier Lime, Johan Bengtsson, Fredrik Larsson, Kåre J Kristoffersen, Tobias Amnell, Thomas Hune, Oliver Möller, Elena Fersman, Carsten Weise, David Griffioen, Ansgar Fehnker, Jan Tretmans, Frits Vandraager, Theo Ruys, Pedro D'Argenio, J-P Katoen,, Judi Romijn, Ed Brinksma, Martijn Hendriks, Klaus Havelund, Franck Cassez, Magnus Lindahl, Francois Laroussinie, Patricia Bouyer, Augusto Burgueno, H. Bowmann, D. Latella, M. Massink, G. Faconti, Kristina Lundqvist, Lars Asplund, Justin Pearson.....

@UPPsala

- Wang Yi
- Paul Pettersson
- John Håkansson
- Anders Hessel
- Pavel Krcal
- Leonid Mokrushin
- Shi Xiaochun




Real Time Systems



Eg.: Realtime Protocols
Pump Control
Air Bags
Robots
Cruise Control
ABS
CD Players
Production Lines


Real Time System
A system where correctness not only depends on the logical order of events but also on their **timing!!**

A Dumb Light Controller




Timed Automata

[Alur & Dill'89]



ADD a clock x

A Timed Automata (Semantics)




States:

(location , $x=v$) where $v \in \mathbb{R}$


Transitions:

| | |
|-----------------|-------------------------------------|
| (Off , $x=0$) | \rightarrow (Off , $x=4.32$) |
| delay 4.32 | \rightarrow (Light , $x=0$) |
| press? | \rightarrow (Light , $x=2.51$) |
| delay 2.51 | \rightarrow (Bright , $x=2.51$) |
| press? | |

Intelligent Light Controller



Intelligent Light Controller



Transitions:

delay 4.32
press?
delay 4.51
press?
delay 100
 τ

(Off , $x=0$)
→ (Off , $x=4.32$)
→ (Light , $x=0$)
→ (Light , $x=4.51$)
→ (Light , $x=0$)
→ (Light , $x=100$)
→ (Off , $x=0$)

Note:

(Light , $x=0$) delay 103 → X

Invariants ensures progress

Timed Automata (formally)

Constraints

Definition

Let X be a set of clock variables. The set $\mathcal{B}(X)$ of *clock constraints* ϕ is given by the grammar:

$$\phi ::= x \leq c \mid c \leq x \mid x < c \mid c < x \mid \phi_1 \wedge \phi_2$$

where $c \in \mathbb{N}$ (or \mathbb{Q}).

Timed Automata (formally)

Clock Valuations and Notation

Definition

The set of *clock valuations*, \mathbb{R}^C is the set of functions $C \rightarrow \mathbb{R}_{\geq 0}$ ranged over by u, v, w, \dots

Notation

Let $u \in \mathbb{R}^C$, $r \subseteq C$, $d \in \mathbb{R}_{\geq 0}$, and $g \in \mathcal{B}(X)$ then:

- $u + d \in \mathbb{R}^C$ is defined by $(u + d)(x) = u(x) + d$ for any clock x
- $u[r] \in \mathbb{R}^C$ is defined by $u[r](x) = 0$ when $x \in r$ and $u[r](x) = u(x)$ for $x \notin r$.
- $u \models g$ denotes that g is satisfied by u .



Timed Automata (formally)

Timed Automata

Definition

A timed automaton A over clocks C and actions Act is a tuple (L, l_0, E, I) , where:

- L is a finite set of locations
- $l_0 \in L$ is the initial location
- $E \subseteq L \times \mathcal{B}(X) \times Act \times \mathcal{P}(C) \times L$ is the set of edges
- $I : L \rightarrow \mathcal{B}(X)$ assigns to each location an invariant

Timed Automata (formally)

Semantics


Definition

The semantics of a timed automaton A is a labelled transition system with state space $L \times \mathbb{R}^C$ with initial state $(l_0, u_0)^*$ and with the following transitions:

- $(l, u) \xrightarrow{\epsilon(d)} (l, u + d)$ iff $u \in I(l)$ and $u + d \in I(l)$,
- $(l, u) \xrightarrow{a} (l', u')$ iff there exists $(l, g, a, r, l') \in E$ such that
 - $u \models g$,
 - $u' = u[r]$, and
 - $u' \in I(l')$



* $u_0(x) = 0$ for all $x \in C$

Example





Is L_1 reachable ?



Example



Example



Example





$(\ell_0, x = 0, y = 0)$

$\xrightarrow{1.4} (\ell_0, x = 1.4, y = 1.4)$

$\xrightarrow{a} (\ell_0, x = 1.4, y = 0)$

Example



$(\ell_0, x = 0, y = 0)$


$\xrightarrow{1.4} (\ell_0, x = 1.4, y = 1.4)$

$\xrightarrow{a} (\ell_0, x = 1.4, y = 0)$

$\xrightarrow{1.6} (\ell_0, x = 3.0, y = 1.6)$

$\xrightarrow{a} (\ell_0, x = 3.0, y = 0)$

Networks Light Controller & User



Network Semantics

$$T_1 \parallel_X T_2 = (S_1 \times S_2, \rightarrow, s_0^1 \parallel_X s_0^2)$$

where

$$\frac{S_1 \xrightarrow{\mu} S_1'}{S_1 \parallel_X S_2 \xrightarrow{\mu} S_1 \parallel_X S_2}$$

$$\frac{S_2 \xrightarrow{\mu} S_2'}{S_1 \parallel_X S_2 \xrightarrow{\mu} S_1 \parallel_X S_2'}$$

$$\frac{S_1 \xrightarrow{a!} S_1' \quad S_2 \xrightarrow{a?} S_2'}{S_1 \parallel_X S_2 \xrightarrow{\tau} S_1 \parallel_X S_2'}$$

$$\frac{S_1 \xrightarrow{e(d)} S_1' \quad S_2 \xrightarrow{e(d)} S_2'}{S_1 \parallel_X S_2 \xrightarrow{e(d)} S_1 \parallel_X S_2'}$$

Network Semantics

(URGENT synchronization)

+ Urgent synchronization

$$T_1 \parallel_X T_2 = (S_1 \times S_2, \rightarrow, s_0^1 \parallel_X s_0^2) \quad \text{where}$$

$$\frac{s_1 \xrightarrow{\mu} s_1'}{s_1 \parallel_X s_2 \xrightarrow{\mu} s_1 \parallel_X s_2'}$$


$$\frac{s_2 \xrightarrow{\mu} s_2'}{s_1 \parallel_X s_2 \xrightarrow{\mu} s_1 \parallel_X s_2'}$$

$$\frac{s_1 \xrightarrow{a!} s_1' \quad s_2 \xrightarrow{a?} s_2'}{s_1 \parallel_X s_2 \xrightarrow{\tau} s_1' \parallel_X s_2'}$$

$\forall d' < d, \forall u \in UAct:$

$$\neg (s_1 \xrightarrow{e(d')} u? \wedge s_2 \xrightarrow{e(d')} u!)$$

$$\frac{s_1 \xrightarrow{e(d)} s_1' \quad s_2 \xrightarrow{e(d)} s_2'}{s_1 \parallel_X s_2 \xrightarrow{e(d)} s_1' \parallel_X s_2'}$$




Light Control Interface







Light Control Interface


press? 0.2 release? ... press? 0.7 release? ... press? 1.0 2.4 release? ...
↓ ↓ ↓
 \emptyset touch! starhold! endhold!



Light Control Interface



Light Control Network




UPPAAL


Modeling & Specification



Train Crossing



Train Crossing



Declarations

The screenshot shows the UPPAAL System Editor interface with the file `train-gate.xml` open. The left pane displays a tree view of the system structure, and the right pane shows the corresponding UPPAAL XML code.

System Structure:

- train-gate**:
 - Global declarations
 - Train
 - Gate
 - IntQueue
 - Process assignments
 - System definition
- train-gate**:
 - Global declarations
 - Train
 - Declarations
- train-gate**:
 - Global declarations
 - Train
 - Declarations
 - Gate
 - IntQueue
 - Declarations
- Process assignments**
- IntQueue**:
 - Declarations
 - Process assignments
 - System definition

UPPAAL XML Code (highlighted in blue box):

```
/*
 * For more details about this example, see
 * "Automatic Verification of Real-Time Communicating Systems by Constraint Solving",
 * by Wang Yi, Paul Pettersson and Mats Daniels. In Proceedings of the 7th International
 * Conference on Formal Description Techniques, pages 223-238, North-Holland. 1994.
 */

const N      5;          // # trains + 1
int[0,N]    el;
chan        appr, stop, go, leave;
chan        empty, notempty, hd, add, rem;

clock x;

int[0,N] list[N], len, i;

Train1:=Train(el, 1);
Train2:=Train(el, 2);
Train3:=Train(el, 3);
Train4:=Train(el, 4);

system
    Train1, Train2, Train3, Train4,
    Gate, Queue;
```

Constants
Bounded integers
Channels
Clocks
Arrays
Types
Functions

Templates
Processes
Systems

UPPAAL Help

The screenshot shows the UPPAAL Help window with a title bar "UPPAAL - Help". The left pane contains a navigation bar with icons for back, forward, print, and search, and a tree view of help topics. The tree view is organized into two main sections: "GUI Reference" and "Language Reference". Under "GUI Reference", there are links for "Menu Bar", "ToolBar", "System Editor", "Simulator", and "Verifier". Under "Language Reference", there are links for "System Description" (with sub-links for "Declarations", "Templates", "Parameters", "System Definition", "Priorities", "Scope Rules", and "Semantics"), "Requirement Specification", "Expressions" (with sub-links for "Reserved Keywords"), "Command Line Options", "File Formats", and "New Features". The right pane displays the content of the selected topic, which is the "UPPAAL Help" page.

UPPAAL Help

UPPAAL is a tool for modeling, validation and verification of real-time systems. It is appropriate for systems that can be modeled as a collection of non-deterministic processes with finite control structure and real-valued clocks (i.e. timed automata), communicating through channels and (or) shared data structures. Typical application areas include real-time controllers, communication protocols, and other systems in which timing aspects are critical.

The UPPAAL tool consists of three main parts:

- a [graphical user interface](#) (GUI),
- a verification server, and
- a command line tool.

The GUI is used for [modelling](#), [simulation](#), and [verification](#). For both simulation and verification, the GUI uses the verification server. In simulation, the server is used to compute successor states. The command line tool is a stand-alone verifier, appropriate for e.g. batch verifications.

More information can be found at the UPPAAL web site: <http://www.uppaal.com>.

Logical Specifications

- Validation Properties
 - Possibly: $E <>> P$
- Safety Properties
 - Invariant: $A[] P$
 - Pos. Inv.: $E[] P$
- Liveness Properties
 - Eventually: $A <>> P$
 - Leadsto: $P \rightarrow Q$
- Bounded Liveness
 - Leads to within: $P \rightarrow_{\leq t} Q$

The expressions P and Q must be type safe, side effect free, and evaluate to a boolean.

Only references to integer variables, constants, clocks, and locations are allowed (and arrays of these).

Case Studies: Controllers

- Gearbox Controller [TACAS'98]
- Bang & Olufsen Power Controller [RTPS'99, FTRTF'2k]
- SIDMAR Steel Production Plant [RTCSA'99, DSVV'2k]
- Real-Time RCX Control-Programs [ECRTS'2k]
- Terma, Verification of Memory Management for Radar (2001)
- Scheduling Lacquer Production (2005)
- Memory Arbiter Synthesis and Verification for a Radar Memory Interface Card [NJC'05]

- Adapting the UPPAAL Model of a Distributed Lift System, 2007
- Analyzing a χ model of a turntable system using Spin, CADP and Uppaal, 2006
- **Designing, Modelling and Verifying a Container Terminal System Using UPPAAL, 2008**
- Model-based system analysis using Chi and Uppaal: An industrial case study, 2008
- Climate Controller for Pig Stables, 2008
- Optimal and Robust Controller for Hydraulic Pump, 2009

Case Studies: Protocols

- Philips Audio Protocol [HS'95, CAV'95, RTSS'95, CAV'96]
- Bounded Retransmission Protocol [TACAS'97]
- Bang & Olufsen Audio/Video Protocol [RTSS'97]
- TDMA Protocol [PRFTS'97]
- Lip-Synchronization Protocol [FMICS'97]
- ATM ABR Protocol [CAV'99]
- ABB Fieldbus Protocol [ECRTS'2k]
- IEEE 1394 Firewire Root Contention (2000)
- Distributed Agreement Protocol [Formats05]
- Leader Election for Mobile Ad Hoc Networks [Charme05]
- Analysis of a protocol for dynamic configuration of IPv4 link local addresses using Uppaal, 2006
- Formalizing SHIM6, a Proposed Internet Standard in UPPAAL, 2007
- Verifying the distributed real-time network protocol RTnet using Uppaal, 2007
- **Analysis of the Zeroconf protocol using UPPAAL, 2009**
- Analysis of a Clock Synchronization Protocol for Wireless Sensor Networks, 2009
- **Model Checking the FlexRay Physical Layer Protocol, 2010**

Using UPPAAL as Back-end

- Vooduu: verification of object-oriented designs using Uppaal, 2004
- Moby/RT: A Tool for Specification and Verification of Real-Time Systems, 2000
- Formalising the ARTS MPSOC Model in UPPAAL, 2007
- Timed automata translator for Uppaal to PVS
- **Component-Based Design and Analysis of Embedded Systems with UPPAAL PORT, 2008**
- Verification of COMDES-II Systems Using UPPAAL with Model Transformation, 2008
- **METAMOC: Modular WCET Analysis Using UPPAAL, 2010.**

UPPAAL

Home

[Home](#) | [About](#) | [Documentation](#) | [Download](#) | [Examples](#) | [Bugs](#)

UPPAAL is an integrated tool environment for modeling, validation and verification of real-time systems modeled as networks of timed automata, extended with data types (bounded integers, arrays, etc.).

The tool is developed in collaboration between the [Department of Information Technology](#) at Uppsala University, Sweden and the [Department of Computer Science](#) at Aalborg University in Denmark.

Download

The current official release is UPPAAL 3.4.11 (Jun 23, 2005). A release of UPPAAL **3.6 alpha 3** (dec 20, 2005) is also available. For more information about UPPAAL version 3.4, we refer to this [press release](#).




Figure 1: UPPAAL on screen.



UPPSALA
UNIVERSITET

AALBORG UNIVERSITY



Maximillan




Jose



Thomas

Kim



Ran



Loris



Jim



Schorsch



Quand



David



Sherif



David



Jose



Stanislav



Mikkel



Stepan




Mihai

Hernan



Marcel



?